In the claims:

For the Examiner's convenience, all pending claims are presented below with changes shown in accordance with the mandatory amendment format.

- 1 1. (Previously Presented) A processing element comprising:
- 2 an instruction buffer;
- a first most often (MO) buffer coupled to the instruction buffer;
- an execution unit coupled to the instruction buffer to execute instructions stored
- 5 within the first MO buffer based upon a first predetermined profile; and
- a decode module, coupled to the instruction buffer, the first MO buffer, and the
- 7 execution unit, to decode an instruction to determine whether the instruction is to be
- 8 stored in the first MO buffer.
- 1 2. (Previously Presented) The processing element of claim 1 further
- 2 comprising a second MO buffer coupled to the instruction buffer and the decode module,
- 3 wherein the execution unit executes instructions stored within the second MO buffer
- 4 based upon a second predetermined profile.
- 1 3. (Cancelled)
- 1 4. (Previously Presented) The processing element of claim 2 wherein the
- 2 decode module decodes an instruction to determine whether the instruction is to be stored
- 3 in the first MO buffer or the second MO buffer.
- 1 5. (Previously Presented) The processing element of claim 4 further
- 2 comprising:
- a first profile buffer coupled to the first MO buffer to store the first predetermined
- 4 profile; and
- a second profile buffer coupled to the second MO buffer to store the second

Docket No: 42P10917 Application No: 09/842,536

- 6 predetermined profile.
- 1 6. (Original) The processing element of claim 5 wherein the first and second
- 2 predetermined profiles each include a plurality of profile bits, each profile bit indicating
- whether a corresponding instruction is to be executed at the execution unit during a
- 4 particular instruction fetch cycle.
- 1 7. (Original) The processing element of claim 6 further comprising:
- a first profile pointer coupled to the first profile buffer; and
- a second profile pointer coupled to the second profile buffer.
- 1 8. (Original) The processing element of claim 7 wherein the first profile pointer
- 2 points to a first profile bit of the first predetermined profile during a first instruction fetch
- 3 cycle.
- 1 9. (Original) The processing element of claim 8 wherein an instruction stored in
- 2 the first MO buffer is executed at the execution unit during the first instruction fetch
- 3 cycle if the first profile bit is active.
- 1 10. (Original) The processing element of claim 8 wherein an instruction stored in
- 2 the instruction buffer is executed at the execution unit during the first instruction fetch
- 3 cycle if the first profile bit is inactive.
- 1 11. (Previously Presented) A digital signal processor (DSP) comprising:
- a plurality of processing elements, wherein each of the processing elements
- 3 comprises:
- 4 an instruction buffer;
- a first most often (MO) buffer coupled to the instruction buffer;
- a second most often (MO) buffer coupled to the instruction buffer;
- an execution unit coupled to the instruction buffer to execute instructions

- stored within the first MO buffer based upon a first predetermined profile and to
- execute instructions stored within the second MO buffer based upon a second
- predetermined profile; and
- a decode module, coupled to the instruction buffer, the first MO buffer,
- the second MO buffer and the execution unit, to decode an instruction to
- determine whether the instruction is to be stored in the first MO buffer or the
- second MO buffer.
- 1 12. (Cancelled)
- 1 13. (Cancelled)
- 1 14. (Cancelled)
- 1 15. (Previously Presented) The DSP of claim 11 wherein each processing
- 2 element further comprises:
- a first profile buffer coupled to the first MO buffer to store the first predetermined
- 4 profile; and
- a second profile buffer coupled to the second MO buffer to store the second
- 6 predetermined profile.
- 1 16. (Currently Amended) The DSP of claim 11 wherein the first and second
- 2 predetermined profiles each include a plurality of profile bits, each profile bit indicating
- 3 whether a corresponding instruction is to be executed at the execution unit during a
- 4 particular instruction fetch cycle.
- 1 17. (Original) The DSP of claim 16 wherein each processing element further
- 2 comprises:
- a first profile pointer coupled to the first profile buffer; and
- a second profile pointer coupled to the second profile buffer.

Docket No: 42P10917 Application No: 09/842,536

- 1 18. (Original) The DSP of claim 17 wherein the first profile pointer points to a
- 2 first profile bit of the first predetermined profile during a first instruction fetch cycle.
- 1 19. (Currently Amended) A method comprising:
- 2 receiving a first instruction from an instruction buffer;
- 3 examining a bit within the first instruction to determine if the first instruction is to
- 4 be stored in a the first buffer;
- 5 determining whether the first instruction includes a command to load a profile if
- 6 the first instruction has not been designated to be stored in the first buffer; and
- 7 loading the profile in a second buffer if the first instruction has not been
- 8 designated to be stored in the first buffer.
- 1 20. (Previously Presented) The method of claim 19 further comprising
- 2 executing the first instruction.
- 1 21. (Currently Amended) The method of claim 19 further comprising:
- 2 storing the first instruction in the first buffer if it is determined that the first
- 3 instruction is to be stored in the first buffer; and
- 4 executing the first instruction from the instruction buffer.
- 1 22. (Currently Amended) The method of claim 19 further comprising:
- 2 examining the bit within the first instruction to determine whether the first
- 3 instruction is to be retrieved from the first buffer;
- 4 retrieving the first instruction from the first buffer if the bit indicates that the first
- 5 instruction is to be retrieved from the first buffer; and
- 6 executing the first instruction after it has been retrieved from the first buffer.
- 1 23. (Previously Presented) The method of claim 22 further comprising
- 2 executing the first instruction after it has been retrieved from the second buffer if it is

- determined that the first instruction does not include a command to a load a profile and if
- 4 the first instruction has not been designated to be stored in the first buffer.
- 1 24. (Currently Amended) An article of manufacture including one or more computer
- 2 readable media that embody a program of instructions, wherein the program of
- instructions, when executed by a processing unit, causes the processing unit to:
- 4 receive a first instruction from an instruction buffer;
- 5 examine a bit within the first instruction to determine if the first instruction is to
- 6 be stored in a the first buffer;
- determine whether the first instruction includes a command to load a profile if the
- 8 first instruction has not been designated to be stored in the first buffer; and
- load the profile in a second buffer if the first instruction has not been designated
- to be stored in the first buffer.
- 1 25. (Previously Presented) The article of claim 24 wherein the program of
- 2 instructions, when executed by a processing unit, further causes the processing unit to
- 3 execute the first instruction.
- 1 26. (Previously Presented) The article of claim 24 wherein the program of
- 2 instructions, when executed by a processing unit, further causes the processing unit to:
- 3 store the first instruction in the first buffer it is determined that the first instruction
- 4 is to be stored in the first buffer; and
- 5 execute the first instruction from the instruction buffer.
- 1 27. (Currently Amended) The article of claim 24 wherein the program of instructions,
- when executed by a processing unit, further causes the processing unit to:
- 3 examine the bit within the first instruction to determine whether the first
- 4 instruction is to be retrieved from the first buffer;
- 5 retrieve the first instruction from the first buffer if the bit indicates that the first

- 6 instruction is to be retrieved from the first buffer; and
- 7 execute the first instruction after it has been retrieved from the first buffer.
- 1 28. (Previously Presented) The article of claim 27 wherein the program of
- 2 instructions, when executed by a processing unit, further causes the processing unit to
- 3 execute the first instruction after it has been retrieved from the second buffer if it is
- 4 determined that the first instruction does not include a command to a load a profile and if
- 5 the first instruction has not been designated to be stored in the first buffer.

Docket No: 42P10917 Application No: 09/842,536